Exhibit 8

<u>U.S. Patent No. 8,193,792 ("'792 Patent")</u>


Accused Products

Samsung products with Intel processors featuring Fully Integrated Voltage Regulators, including without limitation the Samsung Galaxy Book Flex 13.3" NP930QCG-K01US ("Accused Products"), infringe at least Claims 1 and 10 of the '792 Patent.


Claim 1


Claim 1	Accused Produc	ets
[1pre] A circuit comprising:	To the extent the preamble is limiting, each Accused Pro	oduct comprises the claimed circuit.
	For example, the Galaxy Book Flex includes a 10th-generation Intel Core processor, which contains Intel Fully Integrated Voltage Regulator technology.	
	See, e.g.:	
	Processor Processor / Chipset	
	Intel® Core™ i7-1065G7 Processor	
	Screenshot identifying Intel Core i7-1065G7 processor f https://www.samsung.com/us/computing/galaxy-books/g qled-512gb-storage-s-pen-included-np930qcg-k01us/	


Claim 1	Accused Products
	Intel® Core™ i7-1065G7 Processor ©ORE i7 NOTINGEN 8M Cache, up to 3.90 GHz
	Add to Compare
	Find a System
	Specifications
	Export specificationsEssentials
	Product Collection 10th Generation Intel® Core™ i7 Processors
	Code Name Products formerly Ice Lake
	Screenshot identifying Intel Core i7-1065G7 as a 10th Generation Core processor (formerly Ice Lake) from https://ark.intel.com/content/www/us/en/ark/products/196597/intel-core-i7-1065g7-processor-8m-cache-up-to-3-90-ghz.html




Claim 1	Accused Products	
	12.1.2	Integrated Voltage Regulator Plurality of voltage regulators (FIVR)
		Due to the integration of platform voltage regulators into the processor, the processor has one main voltage rail (v_{CCIN}), the PCH has one main voltage rail (v_{CCIN_AUX}) and a
		Voltage rail for the memory interface (v_{DDQ}). The voltage rail v_{CCIN} will supply the integrated voltage regulators which in turn will regulate to the appropriate voltages for the Cores, cache, System Agent, TCSS and graphics. This integration allows the processor to better control on-die voltages to
		optimize between performance and power savings. The v_{CCIN} rail will remain a VID-based voltage with a loadline similar to the core voltage rail in previous processors.
	https://www.in	10th Gen Intel Core Processor Families Datasheet, Vol. 1, available at https://ntel.com/content/dam/www/public/us/en/documents/datasheets/10th-gen-core-heet-vol-1-datasheet.pdf










Claim 1	Accused Products	
	12.1.2	Integrated Voltage Regulator Plurality of voltage regulators (FIVR)
		Due to the integration of platform voltage regulators into the processor, the processor has one main voltage rail (v_{CCIN}), the PCH has one main voltage rail (v_{CCIN_AUX}) and a
		Voltage rail for the memory interface (v_{DDQ}). The voltage rail v_{CCIN} will supply the integrated voltage regulators which in turn will regulate to the appropriate voltages for the Cores, cache, System Agent, TCSS and graphics. This integration allows the processor to better control on-die voltages to
		optimize between performance and power savings. The v_{CCIN} rail will remain a VID-based voltage with a loadline similar to the core voltage rail in previous processors.
	https://www.in	10th Gen Intel Core Processor Families Datasheet, Vol. 1, available at https://ntel.com/content/dam/www/public/us/en/documents/datasheets/10th-gen-core-heet-vol-1-datasheet.pdf








Claim 1	Accused Products	
	2.4.1 Intel® Smart Cache Technology	
	The Intel $^{ ext{ iny R}}$ Smart Cache Technology is a shared Last Level Cache (LLC).	
	 The LLC may also be referred to as a third level cache. 	
	 The LLC is shared between all IA cores as well as the Processor Graphics. 	
	 The first and second level caches are not shared between physical cores and each physical core has a separate set of caches. 	
	 The size of the LLC is SKU specific with a maximum of 2 MB per physical core and is a 16 way associative cache. 	
	Excerpt from 10th Gen Intel Core Processor Families Datasheet, Vol. 1, available at https://www.intel.com/content/dam/www/public/us/en/documents/datasheets/10th-gen-core-families-datasheet-vol-1-datasheet.pdf	




Claim 1	Accused Products
	Table 3-4. Core C-states Core C-State Request Instruction CO N/A The normal operating state of a processor IA core where code is being executed
	Excerpt from 10th Gen Intel Core Processor Families Datasheet, Vol. 1, available at https://www.intel.com/content/dam/www/public/us/en/documents/datasheets/10th-gen-core-families-datasheet-vol-1-datasheet.pdf

Claim 1	Accused Products	
	Software Impact to Platform Energy Operating mode (first voltage regulator on)	
	Figure 4: Flexible C-state select Idle Power Level vs. Responsiveness	
	Active site C0 C1 C3 C6/C7 PC7 Transition PC7 Core voltage*	
	Core clock off off off off off	
	PLL	
	LLC/L3 cache paraial flush off	
	Wakeup time* Active	
	Idle power* Active	
	Transition energy* Active * Rough approximation	
	Annotated screenshot from https://www.intel.ru/content/dam/doc/white-paper/energy-efficient-platforms-2011-white-paper.pdf	
[1e] transition from the operating mode to a sleep mode, the transition	In each Accused Product, the circuit section is operable to transition from the operating mode to a sleep mode, the transition comprising deactivation of inputs of the circuit section.	
comprising deactivation of inputs of the circuit section; and	For example, the Intel processor in the Galaxy Book Flex can transition into a sleep mode, such as the C6 state, in which the information processor units flush their L1 instruction/data caches and L2 caches, save their architectural state, deactivate their inputs, and deactivate the first voltage regulator.	



Claim 1	Accused Products		
[1f] receive a standby voltage from the second voltage regulator when in the sleep mode, the standby voltage being less than the supply voltage and sufficient to preserve an information item stored in the memory element.	In each Accused Product, the circuit section is operable to receive a standby voltage from the second voltage regulator when in the sleep mode, the standby voltage being less than the supply voltage and sufficient to preserve an information item stored in the memory element. For example, the Intel processor in the Galaxy Book Flex continues to operate the integrated voltage regulator associated with the Last Level Cache during sleep mode (such as the C6 core state) in order to receive a lower voltage sufficient to preserve the contents of the LLC memory. See, e.g.		
	Software Impact to Platform Energy-El supply voltage during operating mode		
	Figure 4: Flexible C-states Responsiveness		
	CO C1 C3 C6/CZ PC7 Transition PC7 Core voltage*		
	Core clock		
	L1/L2 caches LLC receives lower		
	LLC/L3 cache		
	Wakeup time* Active (P) (L) (L) (P)		
	Idle power* Active		
	Transition energy* Active * Rough approximation		
	Illustrated screenshot from https://www.intel.ru/content/dam/doc/white-paper/energy-efficient-platforms-2011-white-paper.pdf		



Claim 10

Claim 10	Accused Products
[10pre] A method comprising:	To the extent the preamble is limiting, each Accused Product performs the claimed method.
	See supra claim element [1pre].
[10a] delivering to a circuit section of a circuit a supply voltage from a first voltage	Each Accused Product performs delivering to a circuit section of a circuit a supply voltage from a first voltage regulator when in an operating mode.

Claim 10	Accused Products
regulator when in an operating mode;	See supra claim element [1d].
[10b] transitioning from the operating mode to a sleep mode, the transition comprising deactivation of inputs of the circuit section; and	Each Accused Product performs transitioning from the operating mode to a sleep mode, the transition comprising deactivation of inputs of the circuit section. See supra claim element [1e].
[10c] delivering to the circuit section a standby voltage from a second voltage regulator when in the sleep mode, the standby voltage being less than the supply voltage and sufficient to preserve an information item stored in a memory element.	Each Accused Product performs delivering to the circuit section a standby voltage from a second voltage regulator when in the sleep mode, the standby voltage being less than the supply voltage and sufficient to preserve an information item stored in a memory element. See supra claim element [1f].